Found Description
| Job Description | |
| Experience | 2 to 5 Years |
| Location | Bangalore |
| Mode Of Interview | In-Person |
| Budget | Up to 20 LPA |
| Role and Responsibilities | Learn on SEC UVM. Understand Top DV builds for different flavors with power, netlist, GLS, RTL, and power net builds.Work closely with block DV, Top design, PI/PD, DFT teams to work on collaterals and make Top build as required Debug initial failures from C based test or SV based test cases Understand issue, raise defects, follow up fixes and create final top build Able to debug bus transaction is...
Ready to Apply?Submit your application for SoC Design Verification Engineer at HighPoints Technologies India Pvt Ltd Apply Now |