Senior Memory Verification Engineer – CMOS & Mixed-Signal

Link-Worldwide is seeking a Senior Design Verification Engineer in Mexico, Jalisco, to design and verify complex memory chips while collaborating with innovative teams on groundbreaking memory technologies.

The successful candidate will have a strong grasp of CMOS circuit design and mixed-signal verification, alongside experience mentoring junior engineers. This role involves developing test benches using simulation tools.