Senior Digital Verification Engineer: Drive UVM/RTL Testing

A leading recruitment firm in Malaysia is looking for a Sr. Digital Verification Engineer. The role involves collaborating with architects and engineers to verify new features, building comprehensive test plans, and debugging test failures. Candidates should have 5-15 years of experience in digital IP verification using SV/UVM, and proficiency in Bahasa Melayu, English, and Mandarin is essential for communication with clients in China. This position requires strong skills in ASIC verification and debugging firmware.
#J-18808-Ljbffr