J

Principal Digital Design Engineer

Jobtailor

valencia, kingdom of spain, Spain Full-time July 11, 2026

Found Description

Responsibilities Use Verilog and System Verilog to design digital blocks, subsystems, and top‑level designs. Define and develop system-level architectures for complex digital designs. Lead technical teams on complex digital design projects. Collaborate across functions to drive innovative solutions. Engage directly with customers on technical requirements and solutions. Mentor engineers and help develop technical talent. Write detailed block and subsystem-level specifications for design and implementation. Perform block‑and top‑level linting, CDC analysis, and power analysis. Assist with synthesis constraints and timing closure. Communicate closely with mixed‑signal designers and verification engineers to support mixed‑signal simulations and real‑number modeling across the analog/digital boundary. Prepare technical documentation and lead architecture, design, and peer reviews. Support silicon bring‑up, characterization, and debug activities. Collaborate across analog, digital, verifica...

Ready to Apply?

Submit your application for Principal Digital Design Engineer at Jobtailor

Apply Now