A

Principal Design Verification Engineer - Lead Verification

Analog Devices

valencia, comunidad valenciana, Spain Full-time June 18, 2026

Found Description

Analog Devices in Valencia seeks a Principal Design Verification Engineer to lead verification strategies for complex analog and mixed-signal designs. In this role, you will guide teams, pioneer methodologies, and ensure product quality.

The ideal candidate will have at least 10 years of experience, a Master's degree or PhD, and expert-level knowledge of SystemVerilog. Analog Devices offers a collaborative environment, competitive benefits, and opportunities for professional growth.

#J-18808-Ljbffr

Ready to Apply?

Submit your application for Principal Design Verification Engineer - Lead Verification at Analog Devices

Apply Now