3

Memory Cell Test Structure Design & Layout Engineer

3050 Micron Semiconductor Mexico, S.de R.L. de C.V.

jalisco, jalisco, Mexico Full-time June 06, 2026

Found Description

3050 Micron Semiconductor Mexico is looking for a skilled engineering professional to design and layout memory cells and support circuitry for advanced technology nodes.

This role involves collaborating with various engineering teams and verifying test structure documentation. Ideal candidates should hold a Master’s degree in Electrical or Microelectronic Engineering and possess strong circuit design skills.

#J-18808-Ljbffr

Ready to Apply?

Submit your application for Memory Cell Test Structure Design & Layout Engineer at 3050 Micron Semiconductor Mexico, S.de R.L. de C.V.

Apply Now