Home / Listings / Intern: Application Engineering - Digital Verification & Simulation/VIP
C

Intern: Application Engineering - Digital Verification & Simulation/VIP

Cadence Design Systems, Inc.

Belo Horizonte, State of Minas Gerais, Brazil Part time June 16, 2026
Apply Now

Found Description

Description

:
  • Activities focused on the Functional Verification field as mentioned above, mentored by experienced colleagues, and reporting to higher management.
  • Provide technical support to customers and field personnel in RTL verification solutions focused on the Cadence Verification IP solutions and supporting technologies.
  • Conduct root cause analysis and provide resolution to customer technical issues.
  • Help to develop and run test cases to verify problems, create workarounds when possible, test and deliver R&D fixes.
  • Close collaboration with R&D on issues using established protocols.
  • Author application notes and help provide feedback on documentation.
  • Help use scripting languages like TCL and Python for flow development, automation and enhancing design methodologies.

    • Requirements:

  • Ongoing bachelor’s in Electrical Engineering, Computer Engineering, Electronics Engineering, Control and Automa...

    • Ready to Apply?

    Submit your application for Intern: Application Engineering - Digital Verification & Simulation/VIP at Cadence Design Systems, Inc.

    Apply Now

    Found Details

    LocationBelo Horizonte, State of Minas Gerais
    CountryBrazil
    TypePart time
    CategoryComputer Occupations
    PostedJune 16, 2026

    About Cadence Design Systems, Inc.

    C

    Cadence Design Systems, Inc.

    Belo Horizonte, Brazil

    Share