S

Die Location & Alignment Engineer | Semiconductor Yield

STMicroelectronics

muar, johor, Malaysia Full-time June 23, 2026

Found Description

STMicroelectronics in Muar, Malaysia is seeking a highly motivated DLC Engineer to support die location verification processes in semiconductor manufacturing. The successful candidate will ensure accurate die mapping, alignment, and defect localization.

The role involves operating inspection systems, performing monitoring, and collaborating with teams to resolve discrepancies. A bachelor's degree in a relevant engineering field and knowledge of semiconductor technology are required.

#J-18808-Ljbffr

Ready to Apply?

Submit your application for Die Location & Alignment Engineer | Semiconductor Yield at STMicroelectronics

Apply Now