Found Description
Senior Analog IC Layout Engineer Experienced analog IC layout, Coarse geometry, 0.35um CMOS Experience in Cadence tools , ASSURA DRC LVS , PVS DRC LVS, and QRC Experience in Mentor Calibre Tools DRC LVS and Parasitic Extraction